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E571 ABSTRACT 
Apparatus and method for sequentially processing mul- 
ti-level interconnections for microelectronic circuits are 
disclosed which includes a vacuum system having a 
vacuum chamber 12 in which wafers 20 are processed 
on rotating turntables 16 and 18. The vacuum chamber 
is provided with an R F  sputtering system 24 and a DC 
magnetron sputtering system 28. A gas inlet 34 is pro- 
vided in the chamber for the introduction of various 
gases to the vacuum chamber and the creation of vari- 
ous gas plasma during the sputtering steps. The rotating 
turntables 16, 18 insure that the respective wafers are 
present under the sputtering guns for an average 
amount of time such that consistency in sputtering and 
deposition is achieved. By continuous and sequential 
processing of the wafers in a common vacuum chamber 
without removal, the adverse affects of exposure to 
atmospheric conditions are eliminated providing higher 
quality circuit contacts and functional device. 
7 Claims, 6 Drawing Figures 
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METHOD FOR SEQUENTIALLY PROCESSING A 
VACUUM CHAMBER 
MULTI-LEVEL INTERCONNECT CIRCUIT IN A 
ORIGIN OF THE INVENTION 
The invention described herein was made in perfor- 
mance of work under a NASA Contract, and is subject 
to the provisions of Section 305 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435, 42 U.S.C. 2457) 
BACKGROUND OF THE INVENTION 
The invention relates to the processing of wafer de- 
vices to form multi-level interconnects for micro-elec- 
tronic circuits. Typically, the processing of a mono- 
lithic integrated circuit includes the step of etching the 
wafer, removing the photo resist, back sputtering the 
entire wafer, and then depositing the next layer of inter- 
connect material. Heretofore, the surface cleaning and 
deposition of the next level of interconnect material 
have been done in a vacuum chamber while the initial 
etching step and the photo resist removal steps are done 
in separate processes and separate vacuum chambers. 
However, the problem exists that when the wafer is 
removed from the separate vacuum chambers for the 
next step in the process, the wafer comes in contact 
with the atmosphere, which causes problems in oxida- 
tion in the fust level of interconnect. Furthermore, 
contamination problems occur when the wafer is ex- 
posed to the atmosphere. Particulate matter from the 
atmosphere will deposit on the surface of the wafer. 
This particulate matter that has deposited on the surface 
of the wafer may lead to discontinuities and/or shorts in 
the next level of interconnect after it has been deposited 
and defined. 
In addition, the processing of integrated circuits in 
separate steps in separate apparatus requires additional 
pieces of equipment. It is a longer process because now 
each process must go through an individual vacuum 
pump down sequence and bringing back to the normal 
pressure and then a transfer of the wafers from one 
piece of equipment to the next and then sequencing 
through the vacuum system again. Additional time is 
involved and additional equipment is necessary since 
each one of these steps must have its own distinct piece 
of equipment and distinct vacuum chamber associated 
with it. 
Accordingly, an important object of the present in- 
vention is to provide a method and system wherein 
sequential processing of multi-level interconnects in 
microelectronic circuits may be had without escaping 
the wafer to the atmosphere during the process. 
Still another important object of the present inven- 
tion is to provide a method and system for processing 
multi-level interconnects for microelectronic circuits in 
which the densitv of the circuit is immoved. 
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removing the photo resist pattern, back sputtering the 
entire wafer surface to clean the surface, and depositing 
the next layer of interconnect material are carried out 
sequentially under common vacuum conditions without 
exposure to atmospheric conditions during processing. 
Consistency in the sputtering and depositing processes 
are achieved by rotating each wafer device under the 
sputtering guns an average time period. 
Since the wafer devices are not subjected to the envi- 
ronment and pickup of the particulate matter that is 
there, a gain in reliability is achieved because disruption 
of the interconnect patterns by the particulate matter is 
not present, and secondly, with the particulate matter 
eliminated, fine line geometry in extremely fine patterns 
is made possible. This means that the overall size of the 
microelectronic device is reduced, facilitating miniatur- 
ization. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The construction designed to carry out the invention 
will be hereinafter described, together with other fea- 
tures thereof. 
The invention will be more readily understood from 
a reading of the following specification and by refer- 
ence to the accompanying drawings forming a part 
thereof, wherein an example of the invention is shown 
and wherein: 
FIG. 1 is a schematic view of apparatus for sequential 
processing of multi-level interconnections for micro- 
electronic circuits according to the invention; 
FIG. 2 is a plan view of the vacuum and wafer turnta- 
bles of the apparatus of FIG. 1; 
FIG. 3 is a schematic illustration of a multi-level 
wafer device as processed according to the first step of 
the invention in a vacuum chamber according to the 
invention; 
FIG. 4 is a schematic illustration of a multi-level 
circuit device processed according to a second step in a 
40 vacuum chamber according to the inventioq; 
FIG. 5 is a schematic illustration of a multi-level 
circuit device processed according to a third step in a 
vacuum chambsr according to the invention; and 
FIG. 6 is a schematic illustration of a multi-level 
45 circuit device in which the final interconnecting metal 
layer has been deposited to the device in a vacuum 
according to the invention. 
DESCRIPTION O F  A PREFERRED 
EMBODIMENT 
Referring now in more detail to the drawings, appa- 
ratus is illustrated for sequentialy processing multi-level 
interconnections for microelectronics under continuous 
vacuum conditions, which includes a vacuum system 10 
55 having a vacuum chamber 12. The vacuum system 10 
may be any suitable vacuum system such as an NRC 
3 176 vacuum system manufactured by the National 
50 
Still another &portant object of {he present inven- Research Corporation of Newton, Mass. The system 
tion is to provide a method and system for the process- typically includes a vacuum pump and suitable controls 
ing of multi-level interconnects for microelectronic 60 14 for pumping down and evacuating the vacuum 
circuits which increases the cleanliness of the wafer and chamber 12. Inside the vacuum chamber is a vacuum 
the circuitry being formed thereon in the process to chamber turntable 16 having a plurality of wafer turnta- 
increase the reliability thereof. bles 18 carried thereon. The vacuum turntable 16 ro- 
tates in a direction indicated by an arrow and the indi- 
65 vidual wafer turntables 18 rotate as indicated by an SUMMARY O F  THE INVENTION 
The above objectives are accomplished according to 
the present invention by providing an apparatus and 
method whereby the sequential steps of etching the via, 
arrow. Each individual wafer turntable 18 supports a 
silicon wafer 20 for processing. The turntable 16 rotates 
each turntable 18 in axial sputtering alignment under 
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each sputtering means to present and rotate the wafer P-channel gate oxide 686. An aluminum/silicon layer 72 
device carried thereon under each sputtering means an has initially been formed which may be a composite of 
approximately equal amount of time. Any suitable drive ninety-eight percent aluminum and two percent silicon. 
arrangement may be utilized for rotating the various Beginning now with the wafer device 20 as initially 
turntables at desired speeds and synchronizations. 5 processed and defined as described above, the method 
Carried atop the vacuum chamber 12 is an R F  sput- for sequentially processing the wafer under continuous 
tering system which includes an R F  sputtering gun 24 vacuum conditions to define a multi-level circuit inter- 
driven by an R F  power source 26. The sputtering gun connect will be described. 
24 is arranged such that the gun magnet directs a plasma Referring in detail to the drawings, the device of 
27 toward the surface of the wafer 20 positioned on a 10 FIG. 3 is processed in a first step of the invention by 
turntable therebelow. The sputtering system may be etching a via 74 utilizing the R F  sputtering gun 24 in the 
any suitable conventional sputtering system such as a vacuum chamber to etch the via through the insulating 
HFS-5OOE Sloan R F  sputtering system manufactured oxide 70. The via is located over the area that is to be 
by the Varian Corporation of Palo Alto, Ca. However, contacted by the new level of interconnect material to 
a preferred system is a Microtech 747, three inch reative 15 be subsequently deposited and provide the means 
ion milling system manufactured by Veeco Instruments, whereby multi-level contact is achieved by the inter- 
Inc. of Arlington Heights, Ill., due to its speed and connect material. The via is etched through the entire 
ability to stop when the insulating layer has been etched layer of the oxide 70. A preferred method of etching the 
through to the metal surface. via is by reactive ion etching since it is faster than ion 
Carried on an opposing side of the vacuum chamber 20 milling and the etching will selectively stop when the 
12 is a magnetron sputtering system which includes a metal surface at layer 72 is reached. During the R F  
magnetron sputtering gun 28 and a conventional target sputtering of the wafer device, a gas mixture of twenty- 
30 for sputter deposition on the surface of the wafer 20 four percent freon, one percent oxygen, and seventy- 
therebelow. Connected to the sputtering gun 28 is a five percent helium is introduced into the vacuum 
magnetron sputtering power source 32 for driving the 25 chamber. The plasma is directed magnetically at the 
sputtering gun 28. Preferably, a D.C. magnetron sput- wafer surface to provide the desired directional etching 
tering system is utilized at 28 and 32 such as a SPS-300 action in any well known manner. After etching, cham- 
Sloan D.C. magnetron sputtering system manufactured ber 12 is pumped down and the gas mixture removed. 
by The Varian Corporation of Palo Alto, Ca. Thus, R F  In accordance with the second step of the invention, 
and magnetron sputtering means are provided in opera- 30 the remaining photo resist layer 60 is now stripped from 
tional proximity in the vacuum chamber for continuous the wafer device by introducing oxygen into the cham- 
sequential processing. The wafer and vacuum turntables ber and utilizing the R F  sputtering gun to create an 
16, 18 in combination with the arrangement of sputter- oxygen plasma which is directed onto the wafer. In so 
ing means provide processing of multiple microelec- doing, aluminum oxide is developed at 76 (FIG. 4) at 
tronic circuit devices with uniformity and reliability of 35 the bottom of the via 74 and must be removed. The 
circuitry. oxygen gas is then evacuated from chamber 12. 
Also connected to the vacuum chamber is a gas inlet In accordance with the third step of the invention, 
34 to which a fluid line 36 is connected having individ- after the oxygen is removed, argon is introduced into 
ual branches connected to a plurality of individual gas the vacuum chamber to take the place of the oxygen. 
sources for introduction to the vacuum chamber at 40 The R F  sputtering gun is energized to create an ionized 
various steps in the process to be described herein. At argon plasma which is directed at the wafer surface, 
38, a source of oxygen is provided. At 40, a source of which will clean the entire surface and remove the 
helium may be pr&ided, i t  42, a freon source may be 
provided, and at 44, a source of argon gas may be pro- 
vided. A flow meter 46 is provided in each branch line 
48. A pressure regulator 50 is also connected in each 
branch line in series with the flow meter 46. 
Having thus described components of a suitable basic 
system for carrying out the method of the present in- 
vention, a preferred method for sequentially processing 
multi-level interconnect circuits on a silicon wafer de- 
vice will now be described. The assembly and integra- 
tion of the above described components into a single 
system for continuous processing under common vac- 
uum conditions will be well within the skill of one in the 
art, having been taught the invention herein. 
In practice, a silicon wafer device 20 has been initially 
processed to the point of defining a via with a photo 
resist pattern 60 in a conventional manner (FIG. 3). The 
device has been processed to define a boron doped P 
device 62 having a source 62u and a drain 626 as in a 
conventional MOS device. A phosphorous doped N 
device 64 is formed having a source 6 4 ~  and drain 646 in 
a lightly doped boron P well 66, all of which may be 
done according to known techniques of MOS devices. 
The initially processed wafer device includes layers 68 
and 70 of a suitable intermetal oxide as an insulator. The 
layer 68 includes an N channel gate oxide 68a and a 
aluminum oxide at the bottom of the via (FIG. 5). This 
insures good contact between the interconnects. The 
45 plasma is then stopped after all of the aluminum oxide 
has been removed from the via and the argon gas is 
removed from the system by the vacuum pump. 
In the fourth and final step, the next level of intercon- 
nect material is deposited on the wafer while the wafer 
50 is continuously maintained in the vacuum chamber 12. 
In this step, the R F  sputtering power source is shut 
down and the power source for the DC magnetron 
sputtering system is turned on. In step 4, a layer 80 
(FIG. 6) of interconnect material, such as 98% alumi- 
55 num and 2% silicon, is deposited from target 30 of the 
magnetron system onto the wafer device 20, whereby 
an interconnect is made in the via 74 to connect the two 
intermetal layers 80 and 72. 
The wafer device 20 is now ready to be removed 
60 from the vacuum chamber. It will be noted that the 
rotation of the wafer turntable 16 under the center of 
the sputtering guns 24 and 28 assures that the individual 
wafer devices are under the center of the gun for the 
same average amount of time during sputtering and 
65 deposition to provide for consistency of etching and 
deposition of the final interconnect material. In this 
way, quality and uniformity in the deposition of the 
interconnect metal level is achieved. All four steps of 
5 
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the present invention are achieved by placing the wafer 
under a vacuum and processing the wafers in the same 
vacuum chamber until all four steps have been com- 
pleted and before the wafers are subjected to the atmo- 
spheric conditions, whereby better quality circuit 5 
contacts and functional devices are provided. Cost sav- 
ings are achieved by reducing production costs and 
equipment costs. 
While a preferred embodiment of the invention has 
been described using specific terms, such description is 10 
for illustrative purposes only, and it is to be understood 
that changes and variations may be made without de- 
parting from the spirit or scope of the following claims. 
What is claimed is: 
1. A method for processing multi-level interconnec- 15 
providing a processed wafer device having a first 
metal contact layer, an insulating layer over said 
metal contact layer, and a photo resist pattern ap- 
plied over said insulating layer defining a via to be 20 
formed in a subsequent step; 
providing a vacuum chamber; 
providing an RF sputtering means and DC mange- 
tron sputtering means arranged in operable posi- 
tion for sputtering in said vacuum chamber; 
placing said processed wafer device in said chamber 
and sequentially performing the following steps in 
said vacuum chamber without exposure to the 
atmosphere; 
tions for microelectronic circuits comprising: 
25 
6 
photo resist by sputtering said wafer device with 
said RF sputtering means while said wafer device is 
continously processed in said vacuum chamber; 
and 
depositing a layer of interconnect material on the 
wafer device in place while continuously in said 
vacuum chamber by means of magnetron sputter- 
ing, thereby filling said via to make electrical con- 
nection with said metal contact layer. 
2. The method of claim 1 including providing a gas 
mixture of freon, oxygen, and helium in said vacuum 
chamber to create a gas plasma directed at the wafer 
surface during said RF sputtering for etching of said 
via. 
3. The method of claim 1 wherein said etching of said 
vias is accomplished by utilizing reactive ion etching. 
4. The method of claim 1 including the step of remov- 
ing the gas mixture utilized in the via etching prior to 
removing the photo resist and replacing the gas mixture 
with oxygen gas, whereby an oxygen plasma is created 
during said removal step. 
5. The method of claim 1 wherein argon gas is intro- 
duced into the vacuum chamber prior to back sputter- 
ing the wafer device for cleaning. 
6. The method of claim 1 including carrying said 
wafer device on a frst turntable device which rotates in 
axial alignment with said sputtering means and carrying 
said first turntable on a second turntable which rotates 
forming-said via by etching through said insulating 30 said first turntable and wafer device selectively under 
layer of the wafer device according to said photo each said sputtering means. 
resist pattern by means of RF sputtering; 7. The method of claim 6 including a plurality of said 
removing any remaining photo resist on said wafer first turntables carried on said second turntables for 
device by utilizing RF sputtering while said wafer processing a plurality of said wafer devices simulta- 
device remains continuously in said vacuum cham- 35 neously and rotating each said wafer device under said 
ber; sputtering means a generally equal amount of time for 
uniformity in processing. cleaning said wafer device and removing remaining 
oxide from the wafer device after removing the * * * * *  
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